You are viewing a single comment's thread from:RE: Logic Design - Simple FPGA Design using Quartus in VHDLView the full contextpronab36 (43)in #fpga • 7 years ago very important post you posted. thank you